

# MEMORY

## CMOS

# 4 M × 4 BIT

# HYPER PAGE MODE DYNAMIC RAM

## MB81V17405A-60/-70

### CMOS 4,194,304 × 4 BIT Hyper Page Mode Dynamic RAM

#### ■ DESCRIPTION

The Fujitsu MB81V17405A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V17405A features a “hyper page” mode of operation whereby high-speed random access of up to 2,048 × 4 bits of data within the same row can be selected. The MB81V17405A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17405A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17405A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17405A are not critical and all inputs are LVTTTL compatible.

#### ■ PRODUCT LINE & FEATURES


Parameter		MB81V17405A-60	MB81V17405A-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		104 ns min.	124 ns min.
Address Access Time		30 ns max.	35 ns max.
CAS Access Time		15 ns max.	17 ns max.
Hyper Page Mode Cycle Time		25 ns min.	30 ns min.
Low Power Dissipation	Operating Current	396 mW max.	342 mW max.
	Standby Current	7.2 mW max. (LVTTTL level)/3.6 mW max. (CMOS level)	

- 4,194,304 words × 4 bit organization
- Silicon gate, CMOS, Advanced stacked Capacitor Cell
- All input and output are LVTTTL compatible
- 2048 refresh cycles every 32.8 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

# MB81V17405A-60/-70


## ■ PACKAGE

Plastic SOJ Package



(LCC-26P-M09)

Plastic TSOP (II) Package




(FPT-26P-M05)  
(Normal Bend)

### Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB81V17405A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V17405A-xxPFTN


# MB81V17405A-60/-70

Fig. 1 – MB81V17405A DYNAMIC RAM - BLOCK DIAGRAM



# MB81V17405A-60/-70

## ■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ <sub>1</sub> to DQ <sub>4</sub>	Data Input/ Output
$\overline{WE}$	Write Enable
$\overline{RAS}$	Row address strobe
A <sub>0</sub> to A <sub>10</sub>	Address inputs
V <sub>CC</sub>	+3.3 volt power supply
$\overline{OE}$	Output enable
CAS	Column address strobe
V <sub>SS</sub>	Circuit ground
N.C.	No Connection

## FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address Input		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes*	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes*	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	H	X	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$
Hidden Refresh Cycle	H→L	L	H→X	L	—	—	—	Valid	Yes	Previous data is kept.

X: "H" or "L"

\* : It is impossible in Hyper Page Mode.

## FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A10) are available, the row and column inputs are separately strobed by RAS and CAS as shown in Figure 1. First, twelve row address bits are input on pins A0-through-A10 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}(\text{min}) + t_{\tau}$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUTS

Input data is written into memory in either of three basic ways : an early write cycle, an OE (delayed) write cycle, and a read-modify-write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1 to DQ4) is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after CAS ; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUTS

The three-state buffers are LVTTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

$t_{RAC}$  : from the falling edge of RAS when  $t_{RCD}(\text{max})$  is satisfied.

$t_{CAC}$  : from the falling edge of CAS when  $t_{RCD}$  is greater than  $t_{RCD}(\text{max})$ .

# MB81V17405A-60/-70

- $t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}(\max)$ , and  $t_{RCD}(\max)$  is satisfied.
- $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$ .
- $t_{OEZ}$  : from  $\overline{OE}$  inactive.
- $t_{OFF}$  : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- $t_{OFR}$  : from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive.
- $t_{WEZ}$  : from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive, or  $\overline{CAS}$  is reactivated. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

## HYPER PAGE MODE OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of  $2,048 \times 4$  bits can be accessed and, when multiple MB81V17405As are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

# MB81V17405A-60/-70

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +4.6	V
Voltage of V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Short Circuit Output Current	I <sub>OUT</sub>	-50 to +50	mA
Operating Temperature	T <sub>OP</sub>	0 to +70	°C
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	V <sub>CC</sub>	3.0	3.3	3.6	V	0°C to +70°C
		V <sub>SS</sub>	0	0	0		
Input High Voltage, All Inputs	*1	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +0.3 V	V	
Input Low Voltage, All Inputs*	*1	V <sub>IL</sub>	-0.3	—	0.8	V	

\* : Undershoots of up to -1.2 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ■ CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>10</sub>	C <sub>IN1</sub>	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	C <sub>IN2</sub>	—	5	pF
Input/Output Capacitance, DQ <sub>1</sub> to DQ <sub>4</sub>	C <sub>DQ</sub>	—	7	pF

# MB81V17405A-60/-70

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Output High Voltage	*1	$I_{OH}$	$I_{OH} = -2 \text{ mA}$	2.4	—	—	V
Output Low Voltage	*1	$I_{OL}$	$I_{OL} = 2 \text{ mA}$	—	—	0.4	
Input Leakage Current (Any Input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq 3.6 \text{ V};$ $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$ $V_{SS} = 0 \text{ V};$ All other pins not under test = $0 \text{ V}$	-10	—	10	$\mu\text{A}$
Output Leakage Current		$I_{O(L)}$	$0 \text{ V} \leq V_{OUT} \leq 3.6 \text{ V};$ Data out disabled	-10	—	10	
Operating Current (Average Power Supply Current)	*2	MB81V17405A-60	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min}$	—	—	110	mA
		MB81V17405A-70				95	
Standby Current (Power Supply Current)		LVTTL Level	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	2.0	mA
		CMOS Level				$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$	
Refresh Current #1 (Average Power Supply Current)	*2	MB81V17405A-60	$\overline{\text{CAS}} = V_{IH}, \overline{\text{RAS}}$ cycling; $t_{RC} = \text{min}$	—	—	110	mA
		MB81V17405A-70				95	
Hyper Page Mode Current	*2	MB81V17405A-60	$\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}}$ cycling; $t_{HPC} = \text{min}$	—	—	90	mA
		MB81V17405A-70				80	
Refresh Current #2 (Average Power Supply Current)	*2	MB81V17405A-60	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ; $t_{RC} = \text{min}$	—	—	110	mA
		MB81V17405A-70				95	



## MB81V17405A-60/-70

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V17405A-60		MB81V17405A-70		Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh		$t_{REF}$	—	32.8	—	32.8	ms
2	Random Read/Write Cycle Time		$t_{RC}$	104	—	124	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	138	—	162	—	ns
4	Access Time from $\overline{RAS}$	*6,9	$t_{RAC}$	—	60	—	70	ns
5	Access Time from $\overline{CAS}$	*7,9	$t_{CAC}$	—	15	—	17	ns
6	Column Address Access Time	*8,9	$t_{AA}$	—	30	—	35	ns
7	Output Hold Time		$t_{OH}$	3	—	3	—	ns
8	Output Hold Time from $\overline{CAS}$		$t_{OHC}$	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	*10	$t_{OFF}$	—	15	—	17	ns
11	Output Buffer Turn Off Delay Time from $\overline{RAS}$	*10	$t_{OFR}$	—	15	—	17	ns
12	Output Buffer Turn Off Delay Time from $\overline{WE}$	*10	$t_{WEZ}$	—	15	—	17	ns
13	Transition Time		$t_r$	1	50	1	50	ns
14	$\overline{RAS}$ Precharge Time		$t_{RP}$	40	—	50	—	ns
15	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	ns
16	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	17	—	ns
17	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	*21	$t_{CRP}$	5	—	5	—	ns
18	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*11,12,22	$t_{RCD}$	14	45	14	53	ns
19	$\overline{CAS}$ Pulse Width		$t_{CAS}$	10	—	13	—	ns
20	$\overline{CAS}$ Hold Time		$t_{CSH}$	40	—	50	—	ns
21	$\overline{CAS}$ Precharge Time (Normal)	*19	$t_{CPN}$	10	—	10	—	ns
22	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	ns
23	Row Address Hold Time		$t_{RAH}$	10	—	10	—	ns
24	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	ns
25	Column Address Hold Time		$t_{CAH}$	10	—	10	—	ns
26	Column Address Hold Time from $\overline{RAS}$		$t_{AR}$	24	—	24	—	ns
27	$\overline{RAS}$ to Column Address Delay Time	*13	$t_{RAD}$	12	30	12	35	ns
28	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	ns
29	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	23	—	28	—	ns
30	Read Command Set Up Time		$t_{RCS}$	0	—	0	—	ns

(Continued)

# MB81V17405A-60/-70

No.	Parameter	Notes	Symbol	MB81V17405A-60		MB81V17405A-70		Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	t <sub>RRH</sub>	0	—	0	—	ns
32	Read Command Hold Time Referenced to CAS	*14	t <sub>RCH</sub>	0	—	0	—	ns
33	Write Command Set Up Time	*15,20	t <sub>WCS</sub>	0	—	0	—	ns
34	Write Command Hold Time		t <sub>WCH</sub>	10	—	10	—	ns
35	Write Hold Time from RAS		t <sub>WCR</sub>	24	—	24	—	ns
36	WE Pulse Width		t <sub>WP</sub>	10	—	10	—	ns
37	Write Command to RAS Lead Time		t <sub>RWL</sub>	15	—	17	—	ns
38	Write Command to CAS Lead Time		t <sub>CWL</sub>	10	—	13	—	ns
39	DIN Set Up Time		t <sub>DS</sub>	0	—	0	—	ns
40	DIN Hold Time		t <sub>DH</sub>	10	—	10	—	ns
41	Data Hold Time from RAS		t <sub>DHR</sub>	24	—	24	—	ns
42	RAS to WE Delay Time	*20	t <sub>RWD</sub>	77	—	89	—	ns
43	CAS to WE Delay Time	*20	t <sub>CWD</sub>	32	—	36	—	ns
44	Column Address to WE Delay Time	*20	t <sub>AWD</sub>	47	—	54	—	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t <sub>RPC</sub>	5	—	5	—	ns
46	CAS Set Up Time for CAS-before-RAS Refresh		t <sub>CSR</sub>	0	—	0	—	ns
47	CAS Hold Time for CAS-before-RAS Refresh		t <sub>CHR</sub>	10	—	12	—	ns
48	Access Time from OE	*9	t <sub>OEA</sub>	—	15	—	17	ns
49	Output Buffer Turn Off Delay from OE	*10	t <sub>OEZ</sub>	—	15	—	17	ns
50	OE to RAS Lead Time for Valid Data		t <sub>OEL</sub>	10	—	10	—	ns
51	OE to CAS Lead Time		t <sub>COL</sub>	5	—	5	—	ns
52	OE Hold Time Referenced to WE	*16	t <sub>OEH</sub>	5	—	5	—	ns
53	OE to Data in Delay Time		t <sub>OED</sub>	15	—	17	—	ns
54	RAS to Data in Delay Time		t <sub>RDD</sub>	15	—	17	—	ns
55	CAS to Data in Delay Time		t <sub>CDD</sub>	15	—	17	—	ns
56	DIN to CAS Delay Time	*17	t <sub>DZC</sub>	0	—	0	—	ns
57	DIN to OE Delay Time	*17	t <sub>DZO</sub>	0	—	0	—	ns
58	OE Precharge Time		t <sub>OEP</sub>	8	—	8	—	ns
59	OE Hold Time Referenced to CAS		t <sub>OECH</sub>	10	—	10	—	ns

(Continued)

**MB81V17405A-60/-70**

(Continued)


No.	Parameter	Notes	Symbol	MB81V17405A-60		MB81V17405A-70		Unit
				Min.	Max.	Min.	Max.	
60	$\overline{\text{WE}}$ Precharge Time		$t_{\text{WPZ}}$	8	—	8	—	ns
61	$\overline{\text{WE}}$ to Date in Delay Time		$t_{\text{WED}}$	15	—	17	—	ns
62	Hyper Page Mode $\overline{\text{RAS}}$ Pulse Width		$t_{\text{RASP}}$	—	100000	—	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		$t_{\text{HPC}}$	25	—	30	—	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		$t_{\text{HPRWC}}$	69	—	79	—	ns
65	Access Time from $\overline{\text{CAS}}$ Precharge	*9,18	$t_{\text{CPA}}$	—	35	—	40	ns
66	Hyper Page Mode $\overline{\text{CAS}}$ Precharge Time		$t_{\text{CP}}$	10	—	10	—	ns
67	Hyper Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		$t_{\text{RHCP}}$	35	—	40	—	ns
68	Hyper Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time		$t_{\text{CPWD}}$	52	—	59	—	ns

# MB81V17405A-60/-70


- Notes:**
- \*1. Referenced to  $V_{SS}$ .
  - \*2.  $I_{CC}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  $I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ .  $I_{CC1}$ ,  $I_{CC3}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .  $I_{CC2}$  is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ .  $I_{CC4}$  is specified assuming that all column addresses change only one time during each hyper page mode cycle.
  - \*3. An initial pause ( $\overline{RAS} = \overline{CAS} = V_{IH}$ ) of 200  $\mu s$  is required after power-up followed by any eight  $\overline{RAS}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
  - \*4. AC characteristics assume  $t_t = 2 ns$ .
  - \*5. Input voltage levels are 0V and 3.0V, and input reference levels are  $V_{IH}(\min)$  and  $V_{IL}(\max)$  for measuring timing of input signals. Also, the transition time ( $t_t$ ) is measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ . The output reference levels are  $V_{OH} = 2.0 V$  and  $V_{OL} = 0.8 V$ .
  - \*6. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$ ,  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAD}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig. 2 and 3.
  - \*7. If  $t_{RCD} \geq t_{RCD}(\max)$ ,  $t_{RAD} \geq t_{RAD}(\max)$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_t$  access time is  $t_{CAC}$ .
  - \*8. If  $t_{RAD} \geq t_{RAD}(\max)$  and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_t$ , access time is  $t_{AA}$ .
  - \*9. Measured with a load equivalent to one TTL load and 100 pF.
  - \*10.  $t_{OFF}$  and  $t_{OEZ}$  is specified that output buffer change to high-impedance state.
  - \*11. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*12.  $t_{RCD}(\min) = t_{RAH}(\min) + 2t_t + t_{ASD}(\min)$ .
  - \*13. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*14. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  - \*15.  $t_{WCS}$  is specified as a reference point only. If  $t_{WCS} \geq t_{WCS}(\min)$  the data output pin will remain High-Z state through entire cycle.
  - \*16. Assumes that  $t_{WCS} < t_{WCS}(\min)$ .
  - \*17. Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
  - \*18.  $t_{CPA}$  is access time from the selection of a new column address (that is caused by changing  $\overline{CAS}$  from "L" to "H"). Therefore, if  $t_{CP}$  is long,  $t_{CPA}$  is longer than  $t_{CPA}(\max)$ .
  - \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
  - \*20.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} > t_{WCS}(\min)$ , the cycle is an early write cycle and  $D_{OUT}$  pin will maintain high-impedance state throughout the entire cycle. If  $t_{CWD} > t_{CWD}(\min)$ ,  $t_{RWD} > t_{RWD}(\min)$ , and  $t_{AWD} > t_{AWD}(\min)$ , the cycle is a read-modify-write cycle and data from the selected cell will appear at the  $D_{OUT}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{OUT}$  pin, and write operation can be executed by satisfying  $t_{RWL}$ ,  $t_{CWL}$ , and  $t_{RAL}$  specifications.
  - \*21. The last  $\overline{CAS}$  rising edge.
  - \*22. The first  $\overline{CAS}$  falling edge.

# MB81V17405A-60/-70


**Fig. 2 – t<sub>RAC</sub> vs. t<sub>RCD</sub>**



**Fig. 3 – t<sub>RAC</sub> vs. t<sub>RAD</sub>**




**Fig. 4 – t<sub>CPA</sub> vs. t<sub>CP</sub>**



## MB81V17405A-60/-70

Fig. 4 – READ CYCLE



## DESCRIPTION


To implement a read operation, a valid address is latched in by the  $\overline{RAS}$  and  $\overline{CAS}$  and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\overline{RAS}$  ( $t_{RAC}$ ),  $\overline{CAS}$  ( $t_{CAC}$ ),  $\overline{OE}$  ( $t_{OE}$ ) or column addresses ( $t_{AA}$ ) under the following conditions:

If  $t_{RCD} > t_{RCD}(\text{max})$ , access time =  $t_{CAC}$ .

If  $t_{RAD} > t_{RAD}(\text{max})$ , access time =  $t_{AA}$ .

If  $\overline{OE}$  is brought Low after  $t_{RAC}$ ,  $t_{CAC}$ , or  $t_{AA}$  (whichever occurs later), access time =  $t_{OE}$ .



However, if either  $\overline{CAS}$  or  $\overline{OE}$  goes High, the output returns to a high-impedance state after  $t_{OH}$  is satisfied.

Fig. 5 – EARLY WRITE CYCLE ( $\overline{OE}$  = “H” or “L”)**DESCRIPTION**

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is a “H” or “L” signal. A write cycle can be implemented in either of three ways – early write,  $\overline{OE}$  write (delayed write), or read-modify-write. During all write cycles, timing parameters  $t_{RWL}$ ,  $t_{CWL}$  and  $t_{RAL}$  must be satisfied. In the early write cycle shown above  $t_{WCS}$  satisfied, data on the DQ pin is latched with the falling edge of CAS and written into memory.

# MB81V17405A-60/-70

Fig. 6 –  $\overline{OE}$  (DELAYED WRITE CYCLE)



## DESCRIPTION


In the  $\overline{OE}$  (delayed write) cycle,  $t_{WCS}$  is not satisfied; thus, the data on the DQ pins is latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_{DS}$ ).





# MB81V17405A-60/-70

Fig. 8 – HYPER PAGE MODE READ CYCLE



During one cycle is achieved in hyper page mode, the input/output timing apply the same manner as the former cycle.

■ "H" or "L"

## DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by  $t_{CAC}$ ,  $t_{AA}$ ,  $t_{CPA}$ , or  $t_{OEA}$ , whichever one is the latest in occurring.






Fig. 11 – HYPER PAGE MODE EARLY WRITE CYCLE

**DESCRIPTION**

The hyper page mode write cycle is executed in the same manner as the hyper page mode read cycle except the states of  $\overline{WE}$  and  $\overline{OE}$  are reversed. Data appearing on the DQ pins is latched on the falling edge of CAS and written into memory. During the hyper page mode write cycle, including the delayed ( $\overline{OE}$ ) write and read-modify-write cycles,  $t_{CWL}$  must be satisfied.

## MB81V17405A-60/-70

Fig. 12 – HYPER PAGE MODE DELAYED WRITE CYCLE




## DESCRIPTION

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of  $\overline{WE}$  and  $\overline{OE}$ . Input data on the DQ pins are latched on the falling edge of  $\overline{WE}$  and written into memory. In the hyper page mode delayed write cycle,  $\overline{OE}$  must be changed from Low to High before  $\overline{WE}$  goes Low ( $t_{OED} + t_r + t_{DS}$ ).



# MB81V17405A-60/-70

Fig. 14 – HYPER PAGE MODE READ-MODIFY-WRITE CYCLE




## DESCRIPTION

During the hyper page mode of operation, the read-modify-write cycle can be executed by switching  $\overline{WE}$  from High to Low after input data appears at the DQ pins during a normal cycle.




## MB81V17405A-60/-70

Fig. 15 –  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$  or  $\text{"L"}$ )**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping  $\overline{\text{RAS}}$  Low and  $\overline{\text{CAS}}$  High throughout the cycle; the row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh, DOUT pin is kept in a high-impedance state.

Fig. 16 –  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (ADDRESSES =  $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H"}$  or  $\text{"L"}$ )**DESCRIPTION**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held Low for the specified setup time ( $t_{\text{CSR}}$ ) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.






# MB81V17405A-60/-70

## ■ PACKAGE DIMENSIONS

### 26-LEAD PLASTIC LEADED CHIP CARRIER

\*: This dimension excludes resin protrusion. (Each side: .006 (0.15) MAX)



© 1994 FUJITSU LIMITED C26059S-3C-1




Dimensions in mm (inches)

# MB81V17405A-60/-70

## PACKAGE DIMENSIONS

### 26-LEAD PLASTIC FLAT PACKAGE

\*: This dimension excludes resin protrusion. (Each side: .006 (0.15) MAX)



© 1994 FUJITSU LIMITED F26005S-2C-1

Dimensions in mm (inches)

# MB81V17405A-60/-70

## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3753  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281 0770  
Fax: (65) 281 0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan