# MEMORY cmos 4 M × 4 BIT HYPER PAGE MODE DYNAMIC RAM

# MB81V17405A-60/-70

## CMOS 4,194,304 × 4 BIT Hyper Page Mode Dynamic RAM

## ■ DESCRIPTION

The Fujitsu MB81V17405A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V17405A features a "hyper page" mode of operation whereby high-speed random access of up to  $2,048 \times 4$  bits of data within the same row can be selected. The MB81V17405A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17405A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V17405A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17405A are not critical and all inputs are LVTTL compatible.

## PRODUCT LINE & FEATURES


Pa	rameter	MB81V17405A-60	MB81V17405A-70	
RAS Access Time		60 ns max.	70 ns max.	
Random Cycle Tin	ne	104 ns min. 124 ns min.		
Address Access T	me	30 ns max. 35 ns max.		
CAS Access Time		15 ns max.	17 ns max.	
Hyper Page Mode	Cycle Time	25 ns min.	30 ns min.	
Low Power	Operating Current	396 mW max.	342 mW max.	
Dissipation	Standby Current	7.2 mW max. (LVTTL level)/3.6 mW max. (CMOS level)		

- 4,194,304 words  $\times$  4 bit organization
- Silicon gate, CMOS, Advanced stacked Capacitor Cell
- All input and output are LVTTL compatible
- 2048 refresh cycles every 32.8 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

### ■ PACKAGE



- 26-pin plastic (300 mil) SOJ, order as MB81V17405A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V17405A-xxPFTN



## ■ PIN ASSIGNMENTS AND DESCRIPTIONS

	26-Pin SOJ (TOP VIEW) <lcc-26p-m09:< th=""><th>&gt;</th><th></th><th colspan="6"><b>26-Pin TSOP (II)</b> (TOP VIEW) <normal bend:="" fpt-26p-m05=""></normal></th></lcc-26p-m09:<>	>		<b>26-Pin TSOP (II)</b> (TOP VIEW) <normal bend:="" fpt-26p-m05=""></normal>					
V∝ ⊑ DQ1 ⊑ DQ2 ⊑ WE ⊑ RAS ⊑ N.C. ⊑	1 2 3 4 5 6	26 25 24 23 22 21	UVss DQ₄ DQ₃ CAS OE A9	DQ <sub>2</sub> WE		1 pin Index	26 25 24 23 22 21	<u> </u>	
A10 A0 A1 A2 A3 Vcc L	8 9 10 11 12 13	19 18 17 16 15 14	□ A8 □ A7 □ A6 □ A5 □ A4 □ V\$s	A <sub>2</sub>	9 10 11 11 12	(Marking side)	19 18 17 16 15 14	<b>HHHHH</b>	

	~	26	Ь	Vss
DQ1 🗖 2		25	ш	DQ4
DQ2 🞞 3	1 pin Index	24		DQ₃
WE 🗖 4		23		CAS
RAS 🗖 5		22		ŌĒ
N.C. 🎞 6		21		A۹
A10 🞞 8		19		A8
Ao 🞞 9		18		A7
A1 🗖 10		17		A <sub>6</sub>
A2 🗖 11		16		A <sub>5</sub>
A3 🎞 12		15		<b>A</b> 4
Vcc 🕂 13	(Marking side)	14		Vss
<b>↓</b>				
( , , )				
$\begin{array}{c} A_1 \\ A_2 \\ A_2 \\ A_3 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 1$	(Marking side)	17 16 15	HHH	A6 A5 A4

Designator	Function
DQ1 to DQ4	Data Input/ Output
WE	Write Enable
RAS	Row address strobe
A <sub>0</sub> to A <sub>10</sub>	Address inputs
Vcc	+3.3 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground
N.C.	No Connection

Operation Meda	Clock Input			Addres	ss Input	Input	Data	Refresh	Note	
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Reliesi	NOLE
Standby	Н	Н	Х	Х		—		High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes*	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х		_	_	High-Z	Yes	tcsռ ≥ tcsռ (min)
Hidden Refresh Cycle	H→L	L	H→X	L	_	_		Valid	Yes	Previous data is kept.

## ■ FUNCTIONAL TRUTH TABLE

X: "H" or "L"

\* : It is impossible in Hyper Page Mode.

## ■ FUNCTIONAL OPERATION

### **ADDRESS INPUTS**

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A10) are available, the row and column inputs are separately strobed by  $\overline{RAS}$  and  $\overline{CAS}$  as shown in Figure 1. First, twelve row address bits are input on pins A<sub>0</sub>-through-A<sub>10</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after t<sub>RAH</sub> (min)+ t<sub>T</sub> is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUTS

Input data is written into memory in either of three basic ways : an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ<sub>1</sub> to DQ<sub>4</sub>) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- tcac : from the falling edge of CAS when trcb is greater than trcb (max).

- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- toEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.
- to EZ: from  $\overline{OE}$  inactive.
- $t_{OFF}$ : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- $t_{OFR}$ : from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive.
- twez: from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive, or  $\overline{CAS}$  is reactived. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

### HYPER PAGE MODE OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of 2,048 × 4 bits can be accessed and, when multiple MB81V17405As are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Operating Temperature	Торе	0 to +70	٥C
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	I	Vss	0	0	0	v	0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.0	—	Vcc+0.3 V	V	0 0 10 +70 0
Input Low Voltage, All Inputs*	*1	Vil	-0.3	—	0.8	V	

\*: Undershoots of up to -1.2 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

# ■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

				. ,
Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A10	CIN1	_	5	pF
Input Capacitance, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$	CIN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

## ■ DC CHARACTERISTICS

## (At recommended operating conditions unless otherwise noted.) Note 3

Baramatar	Notes		Symbol	Condition	Value			Unit
Parameter	Notes		Symbol	Condition	Min.	Тур.	Max.	Unit
Output High Voltage *1			Іон	Іон = -2 mA	2.4	—	_	V
Output Low Voltage	*1		lol	loL = 2 mA	_	—	0.4	
Input Leakage Current	(Any Inj	out)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 3.6 \ V; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	μΑ
Output Leakage Curre	nt	_	IO(L)	$0 \text{ V} \le V_{\text{OUT}} \le 3.6 \text{ V};$ Data out disabled	-10	_	10	
Operating Current (Average Power	*2	MB81V17405A-60	RAS & CAS cycling;				110	mA
Supply Current)	Z	MB81V17405A-70	ICCI	t <sub>RC</sub> = min			10 10 110 95 2.0 1.0 110 95 90 80	
Standby Current (Power Supply		LVTTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA
Current)		CMOS Level	1002	$\overline{\text{RAS}} = \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2 \text{ V}$				
Refresh Current #1	*2	MB81V17405A-60	- Icc3	CAS = V⊮, RAS cycling;			110	m۸
(Average Power Supply Current)	Z	MB81V17405A-70	- 1003	t <sub>RC</sub> = min			95	mA
Hyper Page Mode	*2	MB81V17405A-60	l	RAS = V <sub>IL</sub> , CAS cycling;			90	
Current	Z	MB81V17405A-70	- Icc4	t <sub>HPC</sub> = min			 0.4 10 10 110 95 2.0 1.0 1.0 110 95 90 80 110	mA
Refresh Current #2 (Average Power				RAS cycling; CAS-before-RAS;			110	mA
Supply Current)	2	MB81V17405A-70		$t_{RC} = min$			10 10 110 95 2.0 1.0 110 95 90 80 110	

# ■ AC CHARACTERISTICS

# (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ne	Poromotor Notor	Symbol	MB81V1	7405A-60	MB81V1	7405A-70	l lmit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh	tref		32.8		32.8	ms
2	Random Read/Write Cycle Time	trc	104		124	_	ns
3	Read-Modify-Write Cycle Time	trwc	138		162		ns
4	Access Time from RAS *6,	9 trac		60	_	70	ns
5	Access Time from CAS *7,	9 tcac		15	_	17	ns
6	Column Address Access Time *8,	9 taa		30	_	35	ns
7	Output Hold Time	tон	3		3	_	ns
8	Output Hold Time from CAS	tонс	5		5	—	ns
9	Output Buffer Turn On Delay Time	ton	0		0	—	ns
10	Output Buffer Turn Off Delay Time *1	0 toff		15	_	17	ns
11	Output Buffer Turn Off Delay Time *1	0 tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time *1	0 twez	_	15	_	17	ns
13	Transition Time	tτ	1	50	1	50	ns
14	RAS Precharge Time	<b>t</b> RP	40	_	50	—	ns
15	RAS Pulse Width	tras	60	100000	70	100000	ns
16	RAS Hold Time	t <sub>RSH</sub>	15	_	17		ns
17	CAS to RAS Precharge Time *2	1 tcrp	5		5	—	ns
18	RAS to CAS Delay Time*11,12,2	2 trcd	14	45	14	53	ns
19	CAS Pulse Width	tcas	10	_	13		ns
20	CAS Hold Time	tсsн	40	_	50		ns
21	CAS       Precharge Time (Normal)       *1	9 tcpn	10	_	10	—	ns
22	Row Address Set Up Time	tasr	0	_	0		ns
23	Row Address Hold Time	<b>t</b> RAH	10	_	10		ns
24	Column Address Set Up Time	tasc	0	_	0	—	ns
25	Column Address Hold Time	tсан	10		10		ns
26	Column Address Hold Time from RAS	tar	24	_	24	_	ns
27	RAS       to Column Address Delay Time       *1	3 trad	12	30	12	35	ns
28	Column Address to RAS Lead Time	tral	30	_	35	—	ns
29	Column Address to CAS Lead Time	tcal	23	_	28	—	ns
30	Read Command Set Up Time	trcs	0		0	_	ns

(Continued)

N	Deversion	Nataa	0	MB81V1	7405A-60	MB81V1		
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	tясн	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0		0	_	ns
34	Write Command Hold Time		twcн	10		10	_	ns
35	Write Hold Time from $\overline{RAS}$		twcr	24		24	—	ns
36	WE Pulse Width		twp	10		10	_	ns
37	Write Command to $\overline{RAS}$ Lead Time		<b>t</b> RWL	15		17	_	ns
38	Write Command to $\overline{CAS}$ Lead Time		<b>t</b> cwL	10	_	13	_	ns
39	DIN Set Up Time		tos	0	_	0	_	ns
40	DIN Hold Time		tон	10		10	_	ns
41	Data Hold Time from RAS		tdhr	24		24	_	ns
42	RAS to WE Delay Time	*20	<b>t</b> rwd	77		89	—	ns
43	CAS to WE Delay Time	*20	tcwp	32		36	—	ns
44	Column Address to WE Delay Time	*20	tawd	47		54	—	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		<b>t</b> RPC	5	_	5	_	ns
46	$\frac{\overline{CAS}}{RAS} \text{ Set Up Time for } \overline{CAS} \text{-before-} \\ \overline{RAS} \text{ Refresh}$		<b>t</b> CSR	0	_	0		ns
47	$\overline{CAS}$ Hold Time for $\overline{CAS}$ -before- $\overline{RAS}$ Refresh		<b>t</b> CHR	10	_	12	_	ns
48	Access Time from $\overline{OE}$	*9	<b>t</b> OEA	—	15	—	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	15	_	17	ns
50	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		<b>t</b> OEL	10		10	_	ns
51	OE to CAS Lead Time		tcoL	5	_	5	_	ns
52	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	*16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		toed	15	_	17	_	ns
54	RAS to Data in Delay Time		<b>t</b> RDD	15		17	_	ns
55	CAS to Data in Delay Time		tcdd	15		17	—	ns
56	DIN to CAS Delay Time	*17	<b>t</b> DZC	0	_	0	_	ns
57	DIN to $\overline{OE}$ Delay Time	*17	<b>t</b> dzo	0	_	0	_	ns
58	OE Precharge Time		toep	8	_	8	—	ns
59	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{CAS}}$		tоесн	10	_	10	-	ns

(Continued)


(Continued)


	Parameter	Notes	Cumhal	MB81V1	7405A-60	MB81V1	11	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	17405A-70 Max.  100000  40 40  40	Unit
60	WE Precharge Time		twpz	8	—	8	_	ns
61	$\overline{\text{WE}}$ to Date in Delay Time		twed	15	—	17		ns
62	Hyper Page Mode RAS Pulse Width		<b>t</b> RASP	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		tнрс	25	—	30	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		<b>t</b> HPRWC	69	—	79	_	ns
65	Access Time from CAS Precharge	*9,18	<b>t</b> CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time		t <sub>CP</sub>	10	—	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		<b>t</b> RHCP	35		40		ns
68	Hyper Page Mode CAS Precharge to WE Delay Time		<b>t</b> CPWD	52	—	59	_	ns

### Notes: \*1. Referenced to Vss.

- \*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3$  V. Icc1, Icc3 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3$  V. Icc1, Icc3 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ . Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3$  V. Icc4 is specified assuming that all column addresses change only one time during each hyper page mode cycle.
- \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 2$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAD will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- \*7. If trcd  $\geq$  trcd (max), trad  $\geq$  trad (max), and tasc  $\geq$  taa tcac tr access time is tcac.
- \*8. If trad  $\geq$  trad (max) and tasc  $\geq$  taa tcac tt, access time is taa.
- \*9. Measured with a load equivalent to one TTL load and 100 pF.
- \*10. toFF and toEZ is specified that output buffer change to high-impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_T$  +  $t_{ASD}$  (min).
- \*13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcPA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcP is long, tcPA is longer than tcPA (max).
- \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
- \*20. twcs, tcwb, tRwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs> twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state thoughout the entire cycle. If tcwb > tcwb (min), tRwb > tRwb (min), and tawb > tawb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying tRwL, tcwL, and tRAL specifications.
- \*21. The last  $\overline{CAS}$  rising edge.
- \*22. The first  $\overline{CAS}$  falling edge.

# <u>To Top / Lineup / Index</u> MB81V17405A-60/-70






OE (toEA) or column addresses (tAA) under the following conditions:

If trcp > trcp (max), access time = tcac.


If  $t_{RAD} > t_{RAD}$  (max), access time =  $t_{AA}$ .


If OE is brought Low after tRAC, tCAC, or tAA (whichever occurs later), access time = tOEA.


However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.



A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write,  $\overline{OE}$  write (delayed write), or read-modify-write. During all write cycles, timing parameters t<sub>RWL</sub>, t<sub>CWL</sub> and t<sub>RAL</sub> must be satisfied. In the early write cycle shown above twcs satisfied, data on the DQ pin is latched with the falling edge of  $\overline{CAS}$  and written into memory.








During one cycle is achieved in hyper page mode, the input/output timing apply the same manner as the former cycle.



#### DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the latest in occurring.


To obtain a high-impedance state, set OE or both RAS and CAS going high level.





### DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcAC, tAA, tCPA, or tOEA, whichever one is the latest in occurring. To obtain a high-impedance state, confirm either of the following conditions,  $\overline{OE}$  set to a High level or  $\overline{WE}$  set to a Low level after  $\overline{CAS}$  set to a High level or  $\overline{RAS}$  and  $\overline{CAS}$  set to a High level.













### DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





### DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_{10}$  are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>10</sub> are defined by latching levels on A<sub>0</sub> to A<sub>10</sub> at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At	recommended	operating	conditions	unless	otherwise noted.)	
-----	-------------	-----------	------------	--------	-------------------	--


No.	Parameter	Symbol	MB81V17405A-60		MB81V17405A-70		Unit
	Falameter		Min.	Max.	Min.	Max.	
69	Access Time for CAS	<b>t</b> FCAC	—	50	—	55	ns
70	Column Address Hold Time	tгсан	35		35	—	ns
71	CAS to WE Delay Time	trcwd	70	_	77	—	ns
72	CAS Pulse Width	<b>t</b> FCAS	90	_	99	—	ns
73 RAS Hold Time		<b>t</b> FRSH	90		99		ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

## ■ PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.